

# Multi-Modulus Programmable Frequency Divider

## DESCRIPTION

### Background

[Para 1] The present invention relates to a frequency divider, and more particularly, to a programmable frequency divider.

[Para 2] A frequency divider is a very important component of a frequency synthesizer and is used for dividing a source signal to form a result signal. The frequency of the result signal is the frequency of the source signal being divided with a divisor. As is known in the art, a conventional frequency divider is composed of a plurality of cascaded dual mode dividing cells. Each cell of the frequency divider performs a dividing operation according a corresponding divisor signal. The division range depends on the number of cells of the frequency divider. The more cells that are used, the wider the division range. A 2/3 cell having two dividing modes, which are divide-by-two and divide-by-three modes, is a commonly used dividing cell. If the frequency divider is composed of N 2/3 cells, the division range of the frequency divider is all integers from  $2^N$  to  $2^{N+1}-1$ .

[Para 3] Employing more cells in the frequency divider can extend the division range; however, it deteriorates space efficiency for IC design. US Patent No. 5,349,622 discloses a programmable frequency divider with a prescaler and a programmable counter. Adjusting the counter value of the programmable counter extends the division range of the frequency divider. The complexity of circuit design and cost, however, are increased due to the utilization of the programmable counter.

**[Para 4]** In other applications, such as a fractional frequency divider in a frequency synthesizer, the programmed divisor repeatedly changes from a value of  $M$  to a value of  $M+1$ , then back to  $M$  in order to obtain a result signal at a fractional frequency. However, if the divisor changes, i.e. a set of divisor signals are loaded while one or more of the dividing cells is sensitive to the divisor signal, the cells sensitive to the divisor signals are enabled to perform divide-by-two or divide-by-three operations according to the corresponding divisor signals. Therefore, some cells of the programmable frequency divider operate depending upon the divisor signals and the other cells operate depending upon the original divisor signals. The effective division may thereby result an incorrect value, i.e. the effective division may be a value that is neither  $M$  nor  $M+1$ .

#### Summary

**[Para 5]** It is therefore an objective of the claimed invention to provide a programmable frequency divider to guarantee the correctness of the frequency of the output signal of the programmable frequency divider by resetting dividing cells of the programmable frequency divider.

**[Para 6]** According to the preferred embodiment of the present invention, a method for changing divisors in a programmable frequency divider is disclosed. Wherein the frequency divider has a plurality of cascaded cells, and the method involves: providing a plurality of divisor signals; selectively switching each of the plurality of cells to a divide-by-two or a divide-by-three mode according to the plurality of divisor signals; and synchronously resetting at least a part of the plurality of cells.

**[Para 7]** The programmable frequency divider of the present invention synchronously resets the plurality of cells after the divisor is changed so that each cell renews its dividing operation.

**[Para 8]** In another embodiment of the present invention, the programmable frequency divider further utilizes a reload signal to trigger each cell to synchronously reload a corresponding divisor signal in order to guarantee that each cell performs dividing operations according to the corresponding signal after the divisor is changed. The output signal of the programmable frequency divider can be employed to be the reload signal to simplify circuit design.

**[Para 9]** In addition, the programmable frequency divider of the present invention is capable of extending the division range by simply utilizing flip-flops and simple logic gates to add a bypass mode to the two-mode dividing cells.

**[Para 10]** According to a preferred embodiment, the programmable frequency divider of the present invention needs to only synchronously reload each of the cells having bypass mode with a corresponding divisor signal in order to simultaneously extend the division range and guarantee the correctness of the frequency of the frequency-divided signal.

**[Para 11]** One advantage of the present invention is that the division range is extended by utilizing simple flip-flops and logic gates and without any programmable counter.

**[Para 12]** Another advantage of the present invention is that the programmable frequency divider is capable of ensuring correctness of the frequency of the output signal by resetting cells.

[Para 13] Yet another advantage is that the cells are modularized according to the present invention, so that the circuit design complexity and cost are thereby reduced.

[Para 14] These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.

### Brief Description of Drawings

[Para 15] Fig.1 is a schematic diagram of a programmable frequency divider according to the first embodiment of the present invention.

[Para 16] Fig.2 is a circuit diagram of the cell 10 of Fig.1.

[Para 17] Fig.3 is another circuit diagram of the cell 10 of Fig.1.

[Para 18] Fig.4 is a schematic diagram of a programmable frequency divider according to the second embodiment of the present invention.

[Para 19] Fig.5 is a circuit diagram of the cell 20 of Fig.4.

[Para 20] Fig.6 is another circuit diagram of the cell 20 of Fig.4.

[Para 21] Fig.7 is a schematic diagram of a programmable frequency divider according to the third embodiment of the present invention.

[Para 22] Fig.8 is a schematic diagram of a programmable frequency divider according to the fourth embodiment of the present invention.

[Para 23] Fig.9 is a circuit diagram of the cell 30 in Fig.7 and Fig.8.

[Para 24] Fig.10 is another circuit diagram of the cell 30 in Fig.7 and Fig.8.

[Para 25] Fig.11 is a timing diagram of the programmable frequency divider of Fig.8 according to the present invention.

[Para 26] Fig.12 is a schematic diagram of a programmable frequency divider according to the fifth embodiment of the present invention.

[Para 27] Fig.13 is a circuit diagram of the cell 40 of Fig.12.

[Para 28] Fig.14 is another circuit diagram of the cell 40 of Fig.12.

[Para 29] Fig.15 is a circuit diagram of the cell 50 of Fig.12.

[Para 30] Fig.16 is another circuit diagram of the cell 50 of Fig.12.

[Para 31] Fig.17 is a schematic diagram of a programmable frequency divider according to the sixth embodiment of the present invention.

[Para 32] Fig.18 is a circuit diagram of the cell 60 of Fig.17.

[Para 33] Fig.19 is another circuit diagram of the cell 60 of Fig.17.

[Para 34] Fig.20 is a circuit diagram of the cell 70 of Fig.17.

[Para 35] Fig.21 is another circuit diagram of the cell 70 of Fig.17.

[Para 36] Fig.22 is a circuit diagram of the cell 80 of Fig.17.

[Para 37] Fig.23 is another circuit diagram of the cell 80 of Fig.17.

[Para 38] Fig.24 is a flowchart of changing divisors in a programmable frequency divider according to the present invention.

## Detailed Description

[Para 39] Please refer to Fig.1, which depicts a schematic diagram of a programmable frequency divider 100 according to the first embodiment of the present invention. The programmable frequency divider 100 comprises N cascaded dividing cells 10, each cell 10 has a first input node (Fi), a second input node (Mi), a third input node (Di), a fourth input node (Rs), a first output node (Fo), and a second output node (Mo). According to the cascading sequence, those cells 10 of Fig.1 are respectively defined from left to right as a first stage cell 10, a second stage cell 10, ..., and an N<sup>th</sup> stage cell 10.

[Para 40] In the first embodiment of the present invention shown in Fig.1, from the first stage to the  $(N-1)^{\text{th}}$  stage, the first output node (Fo) of each cell 10 is coupled to the first input node (Fi) of next stage cell 10 and the second input node (Mi) of each cell 10 is coupled to the second output node (Mo) of next stage cell 10. The second input node (Mi) of the  $N^{\text{th}}$  stage cell 10 is coupled to a last divisor signal  $Di_{<N+1>}$  that is typically a fixed logic value in this embodiment. In the embodiment shown in Fig.1, the second input node (Mi) of the  $N^{\text{th}}$  stage cell 10 is coupled to logic 1, (e.g. coupled to Vcc), which means the last divisor signal  $Di_{<N+1>}$  is at logic 1. The third input node (Di) of each cell 10 is used for receiving a corresponding divisor signal  $Di_{<P>}$  (where  $1 \leq P \leq N$ ). And the fourth input node (Rs) is used for receiving a reset signal to synchronously reset the  $P^{\text{th}}$  stage cell 10. The reset signal is usually generated from a control circuit (not shown). Each cell 10 operates in a divide-by-two mode or a divide-by-three mode respectively according to the logic level at its third input node (Di). A more detailed operation will be discussed later.

[Para 41] In the first embodiment of the present invention, a source signal  $Fin$  is input into the first input node (Fi) of the first stage cell 10 of the programmable frequency divider 100. Each cell 10 processes the source signal  $Fin$  according to its dividing mode. After the source signal  $Fin$  is sequentially processed by all cells 10, a result signal  $Fout$  at a divided frequency is thereby output from the second output node (Mo) or the first output node (Fo) of the  $N^{\text{th}}$  stage (the last stage) cell 10. A programmable divisor value, which is obtained based on the divisor signals, determines the ratio of the frequency of the result signal  $Fout$  to the frequency of the source signal  $Fin$ . The programmable divisor value is presented as a set of binary divisor signals,  $Di_{<P>}$ ,  $1 \leq P \leq N+1$ , and each binary divisor signal  $Di_{<P>}$  is loaded to the third input node (Di) of the corresponding  $P^{\text{th}}$  stage cell 10 for  $1 \leq P \leq N$ . Once the divisor value changes, the reset signal is employed to reset all cells 10 after each cell 10 receives the new value of the corresponding divisor signal, so that each cell 10 refreshes its dividing operation after being reset. Thus, the

frequency of the result signal  $F_{out}$  output from the programmable frequency divider 100 is thereby guaranteed to be the result of the frequency of the source signal  $F_{in}$  divided with the new divisor value.

[Para 42] Fig.2 depicts a circuit diagram according to one embodiment of the cell 10 of Fig.1. As shown in Fig.2, regardless of the logic level of the second input node ( $M_i$ ), if the first output node ( $F_o$ ) is at logic 0 and the third input node ( $D_i$ ) is also at logic 0, this makes the cell 10 operate in the divide-by-two mode. In the divided-by-two mode, the positive edge of a clock signal at the first input node ( $F_i$ ) triggers flip-flops 2 and 4 such that the first output node ( $F_o$ ) outputs a half frequency signal. In other words, the signal at the first output node ( $F_o$ ) has a frequency half of that of the clock signal at the first input node ( $F_i$ ).

[Para 43] If the second input node ( $M_i$ ) and the third input node ( $D_i$ ) are both at logic 1 and the first output node ( $F_o$ ) is at logic 0, this makes the cell 10 operate in the divide-by-three mode. In the divided-by-three mode, the positive edge of the clock signal at the first input node ( $F_i$ ) triggers flip-flops 2 and 4 such that the first output node ( $F_o$ ) outputs a one-third-frequency signal. In other words, the signal at the first output node ( $F_o$ ) has a frequency one-third of that of the clock signal at the first input node ( $F_i$ ).

[Para 44] If the first output node ( $F_o$ ) is at logic 0, the second output node ( $M_o$ ) outputs a signal at the same logic level as the second input node ( $M_i$ ). In addition, regardless of the logic level of the second input node ( $M_i$ ), if the first output node ( $F_o$ ) is at logic 1, the second output node ( $M_o$ ) outputs a logic 0 signal. Furthermore, if the reset signal received on the fourth input node ( $R_s$ ) is at an active state (i.e. is enabled), such as the logic 1 of the example embodiment, the flip-flops 2 and 4 are both at reset state such that the cell 10 does not perform a dividing operation and the first output node ( $F_o$ ) outputs a logic 0 signal. Additionally, when the reset signal is enabled, if the second

input node (Mi) is at logic 1, the second output node (Mo) outputs a logic 1 signal. After reset is disabled, e.g., the reset signal returns to logic 0 level, the cell 10 renews its dividing operation.

[Para 45] In other words, according to the circuit diagram 12, regardless of the logic level of the second output node (Mo), if the third input node (Di) is at logic 0, this means the cell 10 will operate in the divide-by-two mode. The positive edge of the clock signal at the first input node (Fi) triggers the first output node (Fo) to output the half frequency signal. If the second output node (Mo) and the third input node (Di) are both at logic 1, this means the cell 10 will operate in the divide-by-three mode. The positive edge of the clock signal of the first input node (Fi) triggers the first output node (Fo) to output the one-third-frequency signal.

[Para 46] From the above illustration of the circuit diagram 12, it is known that the operating clock of the cell 10 is the signal received at the first input node (Fi). Regarding to the first stage cell 10 shown in Fig.1, for example, the operating clock is the source signal Fin received at the first input node (Fi) thereof. In the first embodiment of the present invention, the operating clock of the cells 10 of the programmable frequency divider 100 is sequentially delivered from the first stage to the last stage (the N<sup>th</sup> stage) and a division cycle is thereby completed.

[Para 47] In addition, the signal received at the second input node (Mi) of a cell 10 acts as an enabling signal which is involved in cell 10's switching its dividing mode. When the enabling signal loaded on the second input node (Mi) is at an inactive state, for example, logic 0 of the embodiment, the cell 10 operates in the divide-by-two mode. If the enabling signal loaded on the second input node (Mi) is at an active state (such as logic 1), the cell 10 will operate in either the divide-by-two or divide-by-three mode depending upon the division signal loaded on the third input node (Di). For example, when the



second input node (Mi) is at the active state and the division signal loaded on the third input node (Di) is logic 1, the cell 10 will operate in the divide-by-three mode. Please refer back to Fig.1. In the programmable frequency divider 100, the enabling signal is propagated from the N<sup>th</sup> stage back to the first stage. Since the cell 10 in the previous stage receives the enabling signal with a higher frequency. This design is feasible for the previous stages to operate in high frequency.

[Para 48] Note that an important feature of the programmable frequency divider 100 of the present invention is to synchronously reset all cells 10 thereof. As mentioned above, in the related art, when the divisor of the frequency divider changes, this may result in incorrect division. In the first embodiment of the present invention, when the divisor changes, the programmable frequency divider 100 synchronously resets all cells 10 so that each cell 10 renews its operation according to the new divisor value without suffering from the problem of the related art.

[Para 49] Please refer to Fig.3 as well as to Fig.2. The circuit diagram 14 shown in Fig.3 is another embodiment of the cell 10. In contrast to Fig.2, obviously, the difference between the circuit diagram 12 of Fig.2 and the circuit diagram 14 of Fig.3 is that one more AND gate is employed in the circuit diagram 14 to improve the output speed of the second output node (Mo). The logical operation of the circuit diagram 14 is substantially the same as the circuit diagram 12 and further details are thereby omitted here.

[Para 50] Fig.4 depicts a schematic diagram of a programmable frequency divider 200 according to a second embodiment of the present invention. The programmable frequency divider 200 comprises N cascaded dividing cells 20, wherein each cell 20 has a first input node (Fi), a second input node (Mi), a third input node (Di), a fourth input node (RI), a first output node (Fo), and a second output node (Mo). According to the cascading sequence, the cells 20 of

Fig.4 are respectively defined from left to right as a first stage cell 20, a second stage cell 20, ..., and an  $N^{\text{th}}$  stage cell 20.

[Para 51] In the second embodiment of the present invention, from the first stage to the  $(N-1)^{\text{th}}$  stage of the programmable frequency divider 200, the first output node (Fo) of each cell 20 is coupled to the first input node (Fi) of a next stage and the second input node (Mi) of each cell 20 is coupled to the second output node (Mo) of a next stage. The second input node (Mi) of the  $N^{\text{th}}$  stage cell 20 is coupled to a last divisor signal  $Di_{<N+1>}$  that is typically a fixed logic level, such as Vcc shown in Fig.4. The third input node (Di) of each cells 20 is used for receiving a corresponding divisor signal  $Di_{<P>}$  (where  $1 \leq P \leq N$ ). And the fourth input node (RI) is used for receiving a reload signal to synchronously reload the  $P^{\text{th}}$  stage cell 20. The reload signal is usually generated from a control circuit (not shown). When the reload signal triggers the cells 20, a corresponding divisor signal  $Di_{<P>}$  on the third input node (Di) is synchronously reloaded into the  $P^{\text{th}}$  stage cell 20. And each cell 20 then switches its operation into the divide-by-two or the divide-by-three mode depending upon the loaded divisor signal.

[Para 52] In the second embodiment of the present invention, a source signal  $Fin$  is input into the first input node (Fi) of the first cell 20 of the programmable frequency divider 200. Each cell 20 then processes the source signal  $Fin$  depending upon its operation mode in sequence. Afterward, a result signal  $Fout$  at a divided frequency is then output from the second output node (Mo) or the first output node (Fo) of the cell 20 in the  $N^{\text{th}}$  stage (i.e., the last stage). The ratio of the frequency of the result signal  $Fout$  to the frequency of the source signal  $Fin$  is configured by a set of programmable divisor signals that are synchronously loaded on the third input node (Di) of each cell 20 respectively. When changing the divisor, a divisor is presented as a set of binary divisor signals that are received on the third input node (Di) of each cell 20 respectively. At this moment, each cell 20 has not yet loaded the divisor signal. After a reload signal is loaded on the fourth input node (RI) of each cell

20, each cell 20 synchronously loads the corresponding divisor signal on its third input node (Di). Thus, the frequency of the result signal Fout is thereby guaranteed to be the result of the frequency of the source signal Fin divided by the divisor.

[Para 53] Please refer to Fig.5, which depicts a circuit diagram 22 according to one embodiment of the cell 20 of Fig.4. As can be seen from the circuit diagram 22, regardless of the logic level of the second input node (Mi) is logic 0 or logic 1, if the first output node (Fo) is at logic 0, and the third input node (Di) is at logic 0 when the fourth input node (Rl) is triggered by the reload signal, the cell 20 will perform a divide-by-two operation. In the divide-by-two operation, the positive edge of a clock signal at the first input node (Fi) triggers the first output node (Fo) to output a half frequency signal. On the other hand, if the second input node (Mi) is at logic 1, the first output node (Fo) is at logic 0, and the third input node (Di) is at logic 1 when the fourth input node (Rl) is triggered by the reload signal, the cell 20 will perform a divide-by-three operation. In the divide-by-three operation, the positive edge of the clock signal of the first input node (Fi) triggers the first output node (Fo) to output a one-third-frequency signal.

[Para 54] In addition, if the first output node (Fo) is at logic 0, the second output node (Mo) outputs a signal at the same logic level as the second input node (Mi). Furthermore, regardless of the logic level of the second input node (Mi), if the first output node (Fo) is at logic 1, the second output node (Mo) outputs a logic 0 signal.

[Para 55] In other words, regardless of the logic level of the second output node (Mo) is logic 0 or logic 1, if the third input node (Di) is at logic 0 when the fourth input node (Rl) is triggered by the reload signal, this means the cell 20 will operate in a divide-by-two mode. The positive edge of the clock signal of the first input node (Fi) triggers the first output node (Fo) to output a half

frequency signal. In addition, if the second output node (Mo) is at logic 1 and the third input node (Di) is at logic 1 when the fourth input node (RI) is triggered by the reload signal, the cell 20 will operate in a divide-by-three mode. The positive edge of a clock signal of the first input node (Fi) triggers the first output node (Fo) to output a one-third-frequency signal.

[Para 56] In the second embodiment of the programmable frequency divider of the present invention, the operating clock of the cells 20 is the signal received at the first input node (Fi). The operating clock of each cell 20 of the programmable frequency divider 200 is sequentially delivered from the first stage to the last stage (the N<sup>th</sup> stage) so that the programmable frequency divider 200 completes a whole division cycle.

[Para 57] Similarly, the signal received on the second input node (Mi) of each cell 20 acts as an enabling signal which is involved in cell 20's switching its dividing mode. In the programmable frequency divider 200, the enabling signal propagates from the N<sup>th</sup> stage back to the first stage. Since the cell 20 at the previous stage receives the enabling signal with higher frequency, this design supports the previous stages to operate in high frequency.

[Para 58] In contrast with the first embodiment shown in Fig.1, a reload signal is employed in the programmable frequency divider 200 of Fig.4 to trigger each cell 20. Each cell 20 synchronously reloads a corresponding divisor signal when triggered by the reload signal and then operates according to the newly loaded divisor signal. Accordingly, the division result of the programmable frequency divider 200 after the divisor is changed is thereby guaranteed without suffering from the problem in the related art.

[Para 59] Please refer to Fig.6 as well as to Fig.5. The circuit diagram 24 shown in Fig.6 is another embodiment of the cell 20 of Fig.4. In contrast to Fig.5, the difference between the circuit diagram 22 of Fig.5 and the circuit

diagram 24 of Fig.6 is that one more AND gate is employed in the circuit diagram 24 to improve the output speed of the second output node (Mo). The logical operation of the circuit diagram 24 is substantially the same as the circuit diagram 22 and further details are thereby omitted here.

[Para 60] Please refer to Fig.7, which depicts a schematic diagram of a programmable frequency divider 300 according to a third embodiment of the present invention. The programmable frequency divider 300 comprises N cascaded dividing cells 30, wherein each cell 30 has a first input node (Fi), a second input node (Mi), a third input node (Di), a fourth input node (Rs), a fifth input node (Rl), a first output node (Fo), and a second output node (Mo). Depending on the cascading sequence, the cells 30 of Fig.7 are respectively defined from left to right as a first stage cell 30, a second stage cell 30, ..., and an N<sup>th</sup> stage cell 30.

[Para 61] As shown in Fig.7, the cells 30 of the programmable frequency divider 300 are cascaded with each other in a way similar to the above embodiments. The difference is that each P<sup>th</sup> stage cell 30 not only has the fourth input node (Rs) to receive a reset signal to synchronously reset its dividing operation, but also has the fifth input node (Rl) to receive a reload signal to synchronously reload a corresponding divisor signal  $Di_{<P>}$  on the third input node (Di), wherein the reloaded divisor signal  $Di_{<P>}$  is used for switching the cell 30 to perform either a divide-by-two or a divide-by-three operation. In practical implementations, a control circuit (not shown) is employed to generate the reset signal and the reload signal. Accordingly, the programmable frequency divider 300 is not only capable of synchronously resetting all cells 30 but also capable of synchronously reloading all cells 30 with a corresponding divisor signal.

[Para 62] In the third embodiment of the present invention, a source signal  $Fin$  is input into the first input node (Fi) of the first cell 30 of the

programmable frequency divider 300. Each cell 30 then processes the source signal  $F_{in}$  depending upon its dividing mode. Afterward, a result signal  $F_{out}$  at a divided frequency is output from the second output node ( $M_o$ ) or the first output node ( $F_o$ ) of the cell 30 in the  $N^{th}$  stage (i.e., the last stage). The ratio of the frequency of the result signal  $F_{out}$  to the frequency of the source signal  $F_{in}$  is configured by the set of programmable divisor signals that are synchronously loaded on the third input node ( $D_i$ ) of each cell 30 respectively. When the divisor is changed to a new value, the signal levels of binary divisor signals are updated correspondingly and are received on the third input node ( $D_i$ ) of each cell 30 respectively. At this moment, each cell 30 has not yet loads the updated divisor signal. A reload signal is then loaded on the fourth input node ( $R_i$ ) of each cell 30 so that each cell 30 synchronously loads the corresponding divisor signal on the third input node ( $D_i$ ). Meanwhile, a reset signal being logic 1 is employed to synchronously reset all cells 30 of the programmable frequency divider 300. When the reset signal changes to logic 0, each cell 30 renews its operation according to the loaded divisor signal.

[Para 63] Please refer to Fig.8 as well as to Fig.7. Fig.8 depicts a schematic diagram of a programmable frequency divider 400 according to a fourth embodiment of the present invention. The programmable frequency divider 400 is similar to the third embodiment (the programmable frequency divider 300 of the present invention shown in Fig.7) but has a simplified circuit design. In the programmable frequency divider 400, the fourth input node ( $R_i$ ) of each cell 30 is coupled to the result signal  $F_{out}$  output from the second output node ( $M_o$ ) of the  $N^{th}$  stage (i.e. the last stage) cell 30. In other words, the result signal  $F_{out}$  output from the last stage cell 30 of the programmable frequency divider 400 is used as the reload signal. Thus, when the clock edge of the result signal  $F_{out}$  triggers the fourth input node ( $R_i$ ) of each cell 30, each cell 30 is synchronously reloaded with a corresponding divisor signal no matter whether the divisor signal has changed or not.

[Para 64] Fig.9 depicts a circuit diagram 32 according to one embodiment of the cell 30 of Fig.7 and Fig.8. According to the circuit diagram 32 shown in Fig.9, regardless of whether the logic level of the second input node (Mi) is logic 1 or logic 0, if the first output node (Fo) is at logic 0 and the third input node (Di) is at logic 0 when the fifth input node (Ri) is triggered by the reload signal, the cell 30 will perform a divide-by-two operation. In the divide-by-two operation, the positive edge of a clock signal of the first input node (Fi) triggers the first output node (Fo) to output a half frequency signal. On the other hand, if the second input node (Mi) is at logic 1, the first output node (Fo) is at logic 0, and the third input node (Di) is at logic 1 when the fifth input node (Ri) is triggered by the reload signal, the cell 30 will perform a divide-by-three operation. In the divide-by-three operation, the positive edge of the clock signal of the first input node (Fi) triggers the first output node (Fo) to output a one-third-frequency signal.

[Para 65] If the first output node (Fo) is at logic 0, the second output node (Mo) outputs a signal at the same logic level as the second input node (Mi). In addition, regardless of the logic level of the second input node (Mi), if the first output node (Fo) is at logic 1, the second output node (Mo) outputs a logic 0 signal.

[Para 66] Furthermore, if the reset signal received on the fourth input node (Rs) is at an active state (e.g. at logic 1 in this embodiment), the first output node (Fo) outputs a logic 0 signal. Additionally, if the second input node (Mi) is at logic 1 at this moment, the second output node (Mo) outputs a logic 1 signal.

[Para 67] In other words, according to the circuit diagram 32 of Fig.9, regardless of the logic level of the second output node (Mo), if the third input node (Di) is at logic 0 when the fifth input node (Ri) is triggered by the reload signal, the cell 30 will operate in the divide-by-two mode. The positive edge of

a clock signal of the first input node (Fi) triggers the first output node (Fo) to output a half frequency signal. On the other hand, if the second output node (Mo) is at logic 1 and the third input node (Di) is at logic 1 when the fifth input node (Ri) is triggered by the reload signal, the cell 30 will operate in the divide-by-three mode. The positive edge of the clock signal of the first input node (Fi) triggers the first output node (Fo) to output a one-third-frequency signal.

[Para 68] In addition, similar to the above embodiments, in both the programmable frequency divider 300 and 400, the signal received on the first input node (Fi) of each cell 30 is the operating clock of the cell 30. As mentioned above, the operating clock of each cell 30 is sequentially delivered from the first stage to the last stage (the N<sup>th</sup> stage) so that the programmable frequency divider 300 or 400 completes a whole division cycle. Similarly, the signal received on the second input node (Mi) of each cell 30 acts as an enabling signal that is involved in cell 30's switching its operation mode. The enabling signal propagates from the N<sup>th</sup> stage cell 30 back to the first stage cell 30. As shown in the foregoing illustration, this design supports the previous stages to operate in high frequency.

[Para 69] Note that in the third and forth embodiments of the present invention, an important technical feature is that each cell 30 of the programmable frequency divider 300 or 400 is synchronously reloaded with a corresponding divisor signal and is synchronously reset. After being synchronously reset, each cell 30 renews its operation according to the newly loaded divisor signal. In this way, the present invention not only guarantees that the frequency of the result signal Fout is the division result of the frequency of the source signal Fin divided by the divisor, but also guarantees that the result signal Fout has continuous pulses.



[Para 70] Please refer to Fig.10 as well as to Fig.9. The circuit diagram 34 shown in Fig.10 is another embodiment of the cell 30 shown in Fig.7 and Fig.8. As shown in Fig.10, the circuit diagram 34 utilizes one more AND gate than the circuit diagram 32 of Fig.9. Similarly, this design improves the output speed of the second output node (Mo) of the circuit diagram 34. The logical operation of the circuit diagram 34 is substantially the same as the circuit diagram 32 and further details are therefore omitted here.

[Para 71] Please refer to Fig.11 as well as to Fig.8. Fig.11 depicts a timing diagram of the programmable frequency divider 400 of Fig.8. In Fig.11, for convenience of description, it assumed that the programmable frequency divider 400 has six stages of cells 30. In this embodiment, since the second input node (Mi) of the last stage (i.e. the sixth stage) cell 30 is coupled to Vcc and is thereby always at logic 1 level, i.e., the last divisor signal  $Di_{<7>}$  is a logic 1. Accordingly, the smallest divisor value of the programmable frequency divider 400 is 64 ( $2^6=64$ ) in this embodiment. As shown in the timing diagram 450, regardless of the original operation mode of each cell 30, all cells 30 are synchronously reset and stop dividing operations while the reset signal is enabled during time 452 through time 454. During this period, the signal output from the first output node (Fo) of each cell 30, respectively denoted by 1-Fo, 2-Fo, 3-Fo, 4-Fo, 5-Fo, and 6-Fo, becomes logic 0.

[Para 72] As mentioned above, during the period from time 452 through time 454, because of the second input node (Mi) of the last stage cell 30 is at logic 1, its second output node (Mo) outputs logic 1 signal during the period accordingly. In addition, since the second output node (Mo) of each stage is connected to the second input node (Mi) of its previous stage, the signal output from the second output node (Mo) of each stage, respectively denoted by 1-Mo, 2-Mo, 3-Mo, 4-Mo, 5-Mo, and 6-Mo, becomes logic 1.

[Para 73] At time 454, the reset signal becomes disabled (i.e., falls to logic 0), which means all cells 30 have been synchronously reset, so each cell 30 renews its operation according to the divisor signal loaded when reset. In Fig.11, all divisor signals loaded to all cells 30 are assumed logic 0 and all cells 30 thereby will perform the divide-by-two operation. Accordingly, the divisor of the programmable frequency divider 400 is 64. At time 454, since a rising edge of the source signal  $F_{in}$  (i.e., the signal  $1-F_i$  input into the first input node ( $F_i$ ) of the first stage cell 30) occurs, the first stage cell 30 operates in the divide-by-two mode and outputs a frequency-divided signal  $1-F_o$  from its first output node ( $F_o$ ). The signal  $1-F_o$  is also the operating clock of the second stage cell 30,  $2-F_i$ . A rising edge of the operating clock  $2-F_i$  triggers the second stage cell 30 to perform dividing operation. The second stage cell 30 then outputs a frequency-divided signal  $2-F_o$  from its first output node ( $F_o$ ) to be the operating clock of the third stage cell 30,  $3-F_i$ . By this way, the  $P^{th}$  stage cell 30 outputs a frequency-divided signal  $P-F_o$  from its first output node ( $F_o$ ) to be the operating clock of the  $(P+1)^{th}$  stage cell 30,  $(P+1)-F_i$ . Finally, at time 458, the programmable frequency divider 400 completes the first division cycle after reset. The signal output from the second output node ( $M_o$ ) of the final stage,  $6-M_o$ , is employed to be the result signal  $F_{out}$ . The frequency of the result signal  $F_{out}$  is  $1/64$  of the frequency of the source signal  $F_{in}$ . If using the signal output from the first output node ( $F_o$ ) of the last stage cell to be the result signal  $F_{out}$ , the frequency of the result signal  $F_{out}$  is also  $1/64$  of the frequency of the source signal  $F_{in}$ .

[Para 74] As mentioned above, the signal output from the second output node ( $M_o$ ) of the last stage cell 30,  $6-M_o$ , is also employed to be the reload signal of the programmable frequency divider 400. In the timing diagram 450, the divisor signals received on the third input node ( $D_i$ ) of each cell 30 are logic 0 at time 456. After a rising edge of the signal  $6-M_o$  triggers each cell 30 to reload a corresponding divisor signal, the divisor of the programmable frequency divider 400 remains at 64. Accordingly, each cell 30 repeats the divide-by-two operation in a next division cycle. Therefore, the frequency of

the result signal  $F_{out}$  (6-Mo) is still  $1/64$  of the frequency of the source signal  $F_{in}$ .

[Para 75] As shown in Fig.11, the signals output from the second output node (Mo) of each stage, 1-Mo, 2-Mo, 3-Mo, 4-Mo, 5-Mo, and 6-Mo, are periodic signals with identical period and only differ in pulse width. So it is also feasible to use any of these signals as the result signal  $F_{out}$  of the programmable frequency divider 400. In practical implementations, an advantage of using the signal 6-Mo output from the last stage cell 30 as the reload signal is that the signal 6-Mo has a wider pulse width than the others (i.e., 1-Mo, 2-Mo, 3-Mo, 4-Mo, and 5-Mo). This feature is helpful to reduce the requirement of detecting high frequency signal for the cell 30 and the cost of the programmable frequency divider is thereby reduced.

[Para 76] According to above illustration of the timing diagram 450 of the programmable frequency divider 400, it is known that the fourth embodiment of the present invention has at least two features:

[Para 77] (a) All cells 30 are synchronously reset. After being reset, each cell 30 renews its dividing operation according to the current divisor signal. In other words, the programmable frequency divider 400 renews its operation according to the current divisor.

[Para 78] (b) The result signal  $F_{out}$  is used as the reload signal to trigger each cell 30 to synchronously reload a corresponding divisor signal.

[Para 79] In the above embodiments, the manner used in the programmable frequency divider of the present invention to solve the problem concerning incorrect output frequency while changing the divisor has been disclosed. In order to further solve the problem of the division range limited by the number of employed dividing cells, the present invention combines the original cell

with simple logic gates to add a bypass mode to the cell. The architecture of the programmable frequency divider with wider division range of the present invention is illustrated in the following.

[Para 80] Fig.12 depicts a schematic diagram of a programmable frequency divider according to a fifth embodiment of the present invention. A programmable frequency divider 500 comprises three cells 30, a cell 40, and two cells 50. Each cell 30 has a first input node (Fi), a second input node (Mi), a third input node (Di), a fourth input node (Rs), a fifth input node (Rl), a first output node (Fo), and a second output node (Mo). The three cells 30 are respectively defined from left to right as a first stage cell 30, a second stage cell 30, and a third stage cell 30. Each cell 50 has a first input node (Fi), a second input node (Mi), a third input node (Di), a fourth input node (Rs), a fifth input node (Rl), a sixth input node (Ci), a first output node (Fo), a second output node (Mo), and a third output node (Co). Similarly, the two cells 50 are respectively defined from left to right as a fourth stage cell 50 and a fifth stage cell 50. The cell 40 has a first input node (Fi), a second input node (Mi), a third input node (Di), a fourth input node (Rs), a fifth input node (Rl), a sixth input node (Ci), a first output node (Fo), a second output node (Mo), and a third output node (Co), and is defined as a sixth stage cell 40.

[Para 81] As shown, the cascading manner of the three cells 30 is substantially the same as the above embodiments and further details are therefore omitted here. Regarding the fourth stage cell 50, its first input node (Fi) is coupled to the first output node (Fo) of the third stage cell 30; its second output node (Mo) is coupled to the second input node (Mi) of the third stage cell 30; its first output node (Fo) is coupled to the first input node (Fi) of the fifth stage cell 50; its second input node (Mi) is coupled to the second output node (Mo) of the fifth stage cell 50; and its sixth input node (Ci) is coupled to the third output node (Co) of the fifth stage cell 50.

[Para 82] Regarding the fifth stage cell 50, its first output node (Fo) is coupled to the first input node (Fi) of the cell 40; its second input node (Mi) is coupled to the second output node (Mo) of the cell 40; and its sixth input node (Ci) is coupled to the third output node (Co) of the cell 40.

[Para 83] Regarding the cell 40, its second input node (Mi) is coupled to logic 1, (e.g. coupled to Vcc) and its sixth input node (Ci) is coupled to the last divisor signal  $Di_{<7>}$ . In addition, each cell of the programmable frequency divider 500 receives a corresponding divisor signal  $Di_{<P>}$  ( $1 \leq P \leq 6$ ) from the third input node (Di) and receives a reset signal from the fourth input node (Rs). Wherein the reset signal is employed to synchronously reset each cell and is generated by a control circuit (not shown). Additionally, the fifth input node (Ri) of each cell is coupled to the second output node (Mo) of the third stage cell 30. The signal output from the second output node (Mo) of the third stage cell 30, 3-Mo, is employed as a reload signal. In this embodiment, the signal, 3-Mo, is also employed as a result signal Fout.

[Para 84] The operation of the programmable frequency divider 500 is similar with above embodiments. The programmable divisor value is also presented as a set of binary divisor signals  $Di_{<1>}$ ,  $Di_{<2>}$ ,  $Di_{<3>}$ , ..., and  $Di_{<7>}$ . The programmable frequency divider 500 divides the frequency of a source signal  $F_{in}$  received on the first input node (Fi) of the first stage cell 30 according to the divisor value. In the previous embodiments, if N cells are employed, since the last divisor signal ( $Di_{<N+1>}$ ) is at logic 1 level, the allowable divisors are integers from  $2^N$  to  $2^{N+1}-1$ . In the fifth embodiment, however, each of the last three stages (i.e., the fourth stage cell 50, the fifth stage cell 50, and the sixth stage cell 40) has a bypass mode.

[Para 85] The signal received on the sixth input node (Ci) of the cell 40 or 50 is a bypass-mode enabling signal. When the bypass-mode enabling signal is active, for example at logic 0 level, the cell is at a bypass state and does not

perform any dividing operation. Accordingly, the division range of the programmable frequency divider 500 is no longer the integers from  $2^6$  to  $2^7-1$  and is extended to the integers from  $2^3$  to  $2^7-1$  (i.e., from 8 to 127). In addition, only simple flip-flops and logic combinations are required for the programmable frequency divider of the present invention to extend the division range, the complexity and cost of implementation is thereby decreased.

[Para 86] Note that, D flip-flops are preferably employed in the programmable frequency divider as an example. In practical implementation, any type of flip-flops should also be included in the embodiment.

[Para 87] Please refer to Fig.13 as well as to Fig.12. Fig.13 depicts a circuit diagram 42 according to one embodiment of the cell 40 of Fig.12. As shown in Fig.12, the cell 40 is configured in the last stage. The second input node (Mi) is coupled to Vcc (i.e., logic 1 level); the third input node (Di) and the sixth input node (Ci) is coupled to the last two divisor signals  $Di_{<6>}$  and  $Di_{<7>}$ , respectively. In the circuit diagram 42, when the reload signal on the fifth input node (Ri) triggers the cell 40, the divisor signals  $Di_{<6>}$  on the third input node (Di) and the  $Di_{<7>}$  on the sixth input node (Ci) are synchronously loaded into the cell 40. At that moment, if the last divisor  $Di_{<7>}$  is at logic 0, a flip-flop 132 outputs a logic 0 signal. A NOT gate 142 then converts the logic 0 signal into a logic 1 signal. Next, the logic 1 signal is transmitted into an OR gate 152, so that the output of the OR gate 152 is thereby maintained in logic 1 level to reset flip-flops 134 and 136. Obviously, regardless of the value of the divisor signal  $Di_{<6>}$  on the third input node (Di) of the cell 40, the cell 40 does not perform any dividing operation, i.e., it is at the so-called bypass state. Thus, when the last divisor signal  $Di_{<7>}$  is at logic 0, the cell 40 is bypassed.

[Para 88] Please refer back to Fig.2. In the circuit diagram 12, as mentioned above, when the reset signal received on the fourth input node (Rs) is at logic 1, the cell 10 does not perform any dividing operation. The cell then renews its operation when the reset action is completed. Similarly, in Fig.13, when the sixth input node (Ci) of the circuit diagram 42 receives a logic 0 signal, i.e., the bypass-mode enabling signal is at an active state, the flip-flops 134 and 136 are both at the reset state so that the cell 40 does not perform any dividing operation. Thus, when the sixth input node (Ci) of the cell 40 loaded with a logic 0 signal, the cell 40 is bypassed and can be regarded as in the reset state.

[Para 89] In addition, when the reload signal on the fifth input node (Rl) triggers the cell 40, if the divisor signals  $Di_{<6>}$  and  $Di_{<7>}$  loaded into the cell 40 are both at logic 0, an OR gate 154 outputs a logic 0 signal. The logic 0 signal is then output from the third output node (Co) of the cell 40 to the sixth input node (Ci) of the previous stage (the fifth stage) to bypass the previous stage.

[Para 90] Please refer to Fig.15, which depicts a circuit diagram 52 according to one embodiment of the cell 50 of Fig.12. In the circuit diagram 52, when the signal received on the sixth input node (Ci) is at logic 0, similar with the circuit diagram 42 of Fig.13, a NOT gate 242 converts the logic 0 signal into a logic 1 signal. The logic 1 signal is then transmitted to an OR gate 252. Next, the OR gate 252 outputs a logic 1 signal to reset flip-flops 232 and 234. At that moment, the cell 50 is bypassed and does not perform any dividing operation. Similarly, in the circuit diagram 52, if the signals on the sixth input node (Ci) and the loaded signal from the third input node (Di) are both at logic 0, an OR gate 254 outputs a logic 0 signal. The logic 0 signal is then transmitted from the third output node (Co) of the cell 50 to the sixth input node (Ci) of a previous stage to bypass the previous stage.

**[Para 91]** Regarding the above illustration of the circuit diagrams 42 and 52, a conclusion is obtained as follows: in the fifth embodiment of the present invention, when the loaded signals respectively from the last two divisor signals  $Di_{<6>}$  and  $Di_{<7>}$  are both at logic 0, the cell 40 and the fifth stage cell 50 of the programmable frequency divider 500 are both bypassed.

Furthermore, when the divisor signals  $Di_{<5>}$ ,  $Di_{<6>}$  and  $Di_{<7>}$  that have been loaded are all at logic 0, the cell 40, the fourth stage cell 50 and the fifth stage cell 50 are all bypassed. Thus, the division range of the programmable frequency divider 500 can be extended by properly setting the divisor signals  $Di_{<1>}$ ,  $Di_{<2>}$ ,  $Di_{<3>}$ , ..., and  $Di_{<7>}$ .

**[Para 92]** For example, if the sequence of values of the divisor signals  $Di_{<7>}$ ,  $Di_{<6>}$ ,  $Di_{<5>}$ , ..., and  $Di_{<1>}$  is 0001000, which is the binary value of 8, this means the divisor value is 8. If the sequence of values of the divisor signals  $Di_{<7>}$ ,  $Di_{<6>}$ ,  $Di_{<5>}$ , ..., and  $Di_{<1>}$  is 0001001, which is the binary value of 9, this means the divisor value is 9. If the sequence of values of the divisor signals  $Di_{<7>}$ ,  $Di_{<6>}$ ,  $Di_{<5>}$ , ..., and  $Di_{<1>}$  is 0111111, this means the divisor value is 63. If the sequence of values of the divisor signals  $Di_{<7>}$ ,  $Di_{<6>}$ ,  $Di_{<5>}$ , ..., and  $Di_{<1>}$  is 1000000, this means the divisor value is 64. If the sequence of values of the divisor signals  $Di_{<7>}$ ,  $Di_{<6>}$ ,  $Di_{<5>}$ , ..., and  $Di_{<1>}$  is 1111111, this means the divisor value is 127.

**[Para 93]** In the fifth embodiment shown in Fig.12, since the last three stages of the programmable frequency divider 500 is possibly bypassed, the signal, 3-Mo, output from the second output node (Mo) of the third stage cell 30 is employed as the result signal Fout.

**[Para 94]** In contrast to the programmable frequency divider 400 of Fig.8, the programmable frequency divider 500 is also capable of synchronously resetting all cells, so that each cell renews its operation after reset. The programmable frequency divider 500 also utilizes the result signal Fout as the



reload signal to trigger each cell to synchronously reload a corresponding divisor signal. The difference between the programmable frequency divider 500 and the programmable frequency divider 400 is that the cell 40 and cell 50, which have a bypass mode, are employed in the programmable frequency divider 500, so that the programmable frequency divider 500 is capable of extending the division range by programming the divisor signals.

[Para 95] Please refer back to Fig.13, as well as to Fig.9 and Fig.15. The circuit diagram 42 shown in Fig.13 is similar with both the circuit diagram 52 of Fig.15 and the circuit diagram 32 of Fig.9. The difference is that the circuit diagram 52 utilizes four more logic gates (three OR gates 252, 254, 256, and one NOT gate 242) than the circuit diagram 32, and the circuit diagram 42 further utilizes four more elements (one flip-flop 132, one NOT gate 144, and two AND gates 162 and 164) than the circuit diagram 52. Accordingly, one advantage of the fifth embodiment of the present invention is that only some flip-flops and simple logic gates are required for adding a bypass mode to the original cell in order to extend the division range of the programmable frequency divider.

[Para 96] Note that, six cells employed in the programmable frequency divider 500 is just an example for convenience of illustration. In practical implementations, the number of cells employed in the programmable frequency divider is not necessarily limited to six, and any number of employed cells should also be included in the embodiment.

[Para 97] Please refer to Fig.14 as well as to Fig.12 and Fig.13. Fig.14 shows a circuit diagram 44 according to another embodiment of the cell 40 of Fig.12. In contrast to the circuit diagram 42 shown in Fig.13, obviously, one more AND gate 166 is employed in the circuit diagram 44 to improve output speed of the second output node (Mo). The logical operation of the circuit diagram

44 is substantially the same as the circuit diagram 42 and further details are therefore omitted here.

[Para 98] Please refer to Fig.16 as well as to Fig.12 and Fig.15. The circuit diagram 54 shown in Fig.16 is another embodiment of the cell 50 of Fig.12. In contrast to the circuit diagram 52 of Fig.15, one more AND gate 262 is employed in the circuit diagram 54. Similarly, it improves output speed of the second output node (Mo) of the circuit diagram 54. The logical operation of the circuit diagram 54 is substantially the same as the circuit diagram 52 and further details are therefore omitted here.

[Para 99] Please refer to Fig.17, which depicts a schematic diagram of a programmable frequency divider 600 according to the sixth embodiment of the present invention. As an example, the programmable frequency divider 600 comprises three cells 60, one cell 70, and two cells 80. Each of the three cells 60 are cascaded with each other and are respectively defined from left to right as a first stage cell 60, a second stage cell 60, and a third stage cell 60. The two cells 80 are respectively defined from left to right as a fourth stage cell 80 and a fifth stage cell 80, wherein the fourth stage cell 80 is cascaded with the third stage cell 60 and the fifth stage cell 80 is cascaded with the fourth stage cell 80. In addition, the cell 70 is cascaded with the fifth stage cell 80.

[Para 100] As shown in Fig.17, each cell 60 has a first input node (Fi), a second input node (Mi), a third input node (Di), a first output node (Fo), and a second output node (Mo). Each of the cells 80 and 70 has a first input node (Fi), a second input node (Mi), a third input node (Di), a fourth input node (Ri), a fifth input node (Ci), a first output node (Fo), a second output node (Mo), and a third output node (Co). For each of the first five stages, the first output node (Fo) is coupled to the first input node (Fi) of the next stage, and the second input node (Mi) is coupled to the second output node (Mo) of the next stage.

For each cell 80, the fifth input node ( $C_i$ ) is coupled to the third output node ( $Co$ ) of the next stage. The first input node ( $Fi$ ) of the first stage cell 60 is coupled to the source signal  $Fin$ . The second input node ( $M_i$ ) of the cell 70 is coupled to logic 1, e.g.  $V_{cc}$ . The third input node ( $Di$ ) of each cell is coupled to a corresponding divisor signal  $Di_{<N>}$  ( $1 \leq N \leq 6$ ). The fifth input node ( $C_i$ ) of the cell 70 is coupled to the last divisor signal  $Di_{<7>}$ . In addition, for each cell from the fourth stage to the sixth stage, the fourth input node ( $Ri$ ) is coupled to the second output node ( $Mo$ ) of the third stage cell 60. The signal, denoted by  $3'-Mo$ , output from the third stage cell 60 is employed as a reload signal.

[Para 101] In this embodiment, a source signal  $Fin$  is input into the first input node ( $Fi$ ) of the first stage cell 60 of the programmable frequency divider 600. Each stage processes the source signal  $Fin$ , a result signal  $Fout$  at a divided frequency is then output from the second output node ( $Mo$ ) of the third stage cell 60, i.e., the signal  $3'-Mo$  is employed as the result signal  $Fout$ . Each stage performs a divide-by-two or a divide-by-three operation depending upon the corresponding loaded divisor signal from the third input node ( $Di$ ). For each of the fourth through the sixth stages, the signal received on the fifth input node ( $C_i$ ), i.e., the bypass-mode enabling signal, determines whether the cell should be bypassed or not.

[Para 102] Therefore, the division range of the programmable frequency divider 600 is also the integers from 8 to 127 similar to the fifth embodiment of the present invention. However, the difference is that the sixth embodiment of the present invention only needs to trigger the cells having the bypass mode (such as cells 70 and 80) to synchronously reload the corresponding divisor signal instead of to trigger all cells. Additionally, in the sixth embodiment, when the cell having the bypass mode is bypassed (i.e., when the signal received on its fifth input node ( $C_i$ ) is at logic 0 state), the cell is simultaneously reset. Thus, the sixth embodiment does not require utilizing an additional reset signal to synchronously reset the cells and the complexity and

cost is thereby reduced. The architecture of each cell of the sixth embodiment is discussed as follows.

[Para 103] Please refer to Fig.18 and Fig.19 depicting two embodiments of the cell 60 of Fig.17, which are shown as circuit diagram 62 and circuit diagram 64. The logical operation of the two circuit diagrams 62 and 64 is discussed as follows. In the circuit diagram 62, for example, regardless of the logic level of the second input node (Mi), if the first output node (Fo) is at logic 0 level and the third input node (Di) is at logic 0 level, this means the cell 60 will operate in a divide-by-two mode. Accordingly, the positive edge of a clock signal of the first input node (Fi) triggers the first output node (Fo) to output a half frequency signal. If the second input node (Mi) is at logic 1, the first output node (Fo) is at logic 0, and the third input node (Di) is at logic 1, this means the cell 60 will perform a divide-by-three operation. Thus, the positive edge of a clock signal of the first input node (Fi) triggers the first output node (Fo) to output a one-third-frequency signal. In other words, regardless of the logic level of the second output node (Mo), if the third input node (Di) is at logic 0, this means the cell 60 will perform a divide-by-two operation. Similarly, the positive edge of a clock signal of the first input node (Fi) triggers the first output node (Fo) to output a half frequency signal. If the second output node (Mo) and the third input node (Di) are both at logic 1, this means the cell 60 will operate in a divide-by-three mode. Therefore, the positive edge of the clock signal of the first input node (Fi) triggers the first output node (Fo) to output a one-third-frequency signal.

[Para 104] If the first output node (Fo) is at logic 0, the second output node (Mo) outputs a signal at the same logic level as the second input node (Mi). In addition, regardless of the logic level of the second input node (Mi), if the first output node (Fo) is at logic 1, the second output node (Mo) outputs a logic 0 signal.

[Para 105] The difference between the circuit diagram 64 shown in Fig.19 and the circuit diagram 62 shown in Fig.18 is that one more OR gate is employed in the circuit diagram 64 in order to improve the output speed of the second output node (Mo) thereof. The logical operation of the circuit diagram 64 is substantially the same as the circuit diagram 62 and therefore further details are omitted here.

[Para 106] Please refer to Fig.20 and Fig.21, which illustrate a circuit diagram 72 and a circuit diagram 74, respectively, as two embodiments of the cell 70 of Fig.17. The circuit diagram 72 is very similar with the circuit diagram 74. The only difference is one more AND gate 762 is employed in the circuit diagram 74 to improve the output speed of the second output node (Mo) thereof. Since the logical operation of the circuit diagram 72 is substantially the same as the circuit diagram 74, the circuit diagram 72 is used as an example in following illustrations.

[Para 107] The logical operation of the circuit diagram 72 is similar with the circuit diagram 62 of Fig.18. In contrast to the circuit diagram 62, the circuit diagram 72 has the fourth input node (RI), the fifth input node (Ci) and the third output node (Co) but the circuit diagram 62 does not. In this embodiment, the signal 3'-Mo is employed as both the reload signal and the result signal. When the edge (e.g., the raising edge in this embodiment) of the reload signal triggers the fourth input node (RI), the divisor signal  $Di_{<6>}$  on the third input node (Di) and the last divisor signal  $Di_{<7>}$  on the fifth input node (Ci) are loaded into the cell 70. If the loaded last divisor signal  $Di_{<7>}$  is at logic 0 level, a flip-flop 732 outputs a logic 0 signal. The logic 0 signal is then transferred into a logic 1 signal by a NOT gate 742 to reset flip-flops 734 and 736. Thus, when the last divisor signal  $Di_{<7>}$  is at logic 0 level, the cell 70 is bypassed. At that moment, the cell 70 does not perform any dividing operation and can be regarded as being in the reset state.

[Para 108] If the loaded divisor signals  $Di_{<6>}$  and  $Di_{<7>}$  are both at logic 0 level, an OR gate 752 of the circuit diagram 72 outputs a logic 0 signal from the third output node (Co). The logic 0 signal is transmitted to the fifth input node (Ci) of the previous stage. In other words, when the divisor signals  $Di_{<6>}$  and  $Di_{<7>}$  loaded to the cell 70 are both at logic 0 level, the cell 70 is bypassed and outputs a logic 0 signal to the fifth input node (Ci) of the fifth stage cell 80.

[Para 109] Please refer to Fig.22 and Fig.23, which illustrate a circuit diagram 82 and a circuit diagram 84, respectively, as two embodiments of the cell 80 of Fig.17. The circuit diagram 82 is very similar with the circuit diagram 84. The only difference is one more AND gate 862 is employed in the circuit diagram 84 to improve the output speed of the second output node (Mo) thereof. Since the logical operation of the circuit diagram 82 is substantially the same as the circuit diagram 84, the circuit diagram 82 is used as an example in the following illustration.

[Para 110] The logical operation of the circuit diagram 82 is similar with the circuit diagram 72 of Fig.20, but the circuit diagram 82 has one less flip-flop. Similarly, when the edge (e.g., the raising edge in this embodiment) of the reload signal triggers the fourth input node (Rl), the divisor signal  $Di_{<5>}$  on the third input node (Di) is loaded into the cell 80. If the signal received on the fifth input node (Ci) is a logic 0 signal, the logic 0 signal is then transferred into a logic 1 signal by a NOT gate 842 to reset flip-flops 832 and 834. Thus, if the received signal of the fifth input node (Ci) is at logic 0 level, the cell 80 is bypassed. At that moment, the cell 80 does not perform any dividing operation and is equivalent to being in the reset state.

[Para 111] At that moment, if the loaded divisor signals  $Di_{<5>}$  is also at logic 0 level, an OR gate 852 of the circuit diagram 82 outputs a logic 0 signal from the third output node (Co). The logic 0 signal is transmitted to the fifth input node (Ci) of the previous stage. In other words, when the signal received on

the fifth input node ( $C_i$ ) of the cell 80 and the loaded divisor signals  $Di_{<5>}$  from the third input node ( $Di$ ) are both at logic 0 level, the fifth stage cell 80 is bypassed and simultaneously outputs a logic 0 signal to the fifth input node ( $C_i$ ) of the fourth stage cell 80 to bypass the fourth stage cell 80.

[Para 112] Regarding the foregoing circuit diagrams 72 and 82, a conclusion is obtained: in the sixth embodiment of the present invention, when the last two loaded divisor signals  $Di_{<6>}$  and  $Di_{<7>}$  are both at logic 0, the cell 70 and the fifth stage cell 80 of the programmable frequency divider 600 are both bypassed. Furthermore, when the loaded divisor signals  $Di_{<5>}$ ,  $Di_{<6>}$  and  $Di_{<7>}$  are all at logic 0, the cell 70, the fourth stage cell 80 and the fifth stage cell 80 are bypassed. Thus, the division range of the programmable frequency divider 600 can be extended by programming the divisor signals  $Di_{<1>}$ ,  $Di_{<2>}$ ,  $Di_{<3>}$ , ..., and  $Di_{<7>}$ .

[Para 113] For example, if the sequence of values of the divisor signals  $Di_{<7>}$ ,  $Di_{<6>}$ ,  $Di_{<5>}$ , ..., and  $Di_{<1>}$  is 0001000, which is the binary value of 8, the divisor value is 8. If the sequence of values of the divisor signals  $Di_{<7>}$ ,  $Di_{<6>}$ ,  $Di_{<5>}$ , ..., and  $Di_{<1>}$  is 0001001, which is the binary value of 9, the divisor value is 9. If the sequence of values of the divisor signals  $Di_{<7>}$ ,  $Di_{<6>}$ ,  $Di_{<5>}$ , ..., and  $Di_{<1>}$  is 0111111, the divisor value is 63. If the sequence of values of the divisor signals  $Di_{<7>}$ ,  $Di_{<6>}$ ,  $Di_{<5>}$ , ..., and  $Di_{<1>}$  is 1000000, the divisor value is 64. If the sequence of values of the divisor signals  $Di_{<7>}$ ,  $Di_{<6>}$ ,  $Di_{<5>}$ , ..., and  $Di_{<1>}$  is 1111111, the divisor value is 127.

[Para 114] In the sixth embodiment shown in Fig.17, since the last three stages of the programmable frequency divider 600 may be bypassed, the signal, 3-Mo, output from the second output node ( $Mo$ ) of the third stage cell 60 is employed as the result signal  $F_{out}$ .

[Para 115] An obvious feature of the sixth embodiment of the present invention is that only the cells having the bypass mode, such as cells 70 and 80, have to be synchronously reloaded with the corresponding divisor signal in order to extend the division range and to guarantee the correctness of the frequency of the result signal Fout. Accordingly, the complexity and implementation cost are further reduced.

[Para 116] Note that, six cells employed in the programmable frequency divider 600 is just an example for convenience of illustration. In practical implementation, the number of cells employed in the programmable frequency divider is not necessarily limited to six, and any number of employed cells should also be included in the embodiment.

[Para 117] Please refer to Fig.24, which depicts a flowchart of the method for changing divisors in a programmable frequency divider comprising a plurality of cascaded cells. The flowchart comprises the following steps:

[Para 118] Step 900: Start.

[Para 119] Step 902: Providing a plurality of divisor signals.

[Para 120] Step 904: Selectively switching each of the plurality of cells to a divide-by-two or a divide-by-three mode according to the plurality of divisor signals.

[Para 121] Step 906: Synchronously resetting at least a part of the plurality of cells.

[Para 122] Step 908: End.

[Para 123] The embodiments shown in Fig.12 and Fig.17 are used as examples in the following illustration. In Step 902, a divisor is represented in a binary form. Each bit of the binary divisor is represented as a divisor signal and ready on the third input node (Di) of a corresponding cell. Each cell is then reloaded with the corresponding divisor signal. In the programmable frequency divider



600 of Fig.17, each cell 60 is loaded with the corresponding divisor signal (such as  $Di_{<1>}$ ,  $Di_{<2>}$ , or  $Di_{<3>}$ ) when triggered by the rising edge of the working clock, i.e. the signal received on the first input node (Fi). Additionally, each of the cells 80 and cell 70 is loaded with the corresponding divisor signal ( $Di_{<4>}$ ,  $Di_{<5>}$ ,  $Di_{<6>}$  or  $Di_{<7>}$ ) when the fourth input node (RI) triggered by the raising edge of the reload signal. However, in the programmable frequency divider 500 of Fig.12, each cell is synchronously loaded with a corresponding divisor signal when the fourth input node (RI) triggered by the rising edge of the reload signal.

[Para 124] In Step 904, each cell switches to a divide-by-two or a divide-by-three mode according to the loaded divisor signal. In the two embodiments of Fig.12 and Fig.17, the plurality of divisor signals further determines whether each of the cells having the bypass mode, such as the cell 40, 50, 70, or 80 is bypassed or not. Regarding a cell with the bypass mode, if the divisor signals input to the cell and each of its subsequent cells having the bypass mode are logic 0, the cell is bypassed and does not perform any dividing operation. In addition, the last divisor signal determines whether the last stage, such as the cell 40 or the cell 70, is bypassed or not.

[Para 125] In the programmable frequency divider 600, the fifth stage cell 80 and the cell 70 are assumed bypassed after all the cells are loaded with a corresponding divisor signal. The bypassed cells 80 and 70 are then synchronously reset in Step 906. At that moment, the bypassed cells stop performing the dividing operation. In the programmable frequency divider 500, after all the cells are loaded with a corresponding divisor signal, the fifth stage cell 50 and the cell 40 are assumed bypassed. In Step 906, similarly, the bypassed cells are then synchronously reset. After reset, each of the bypassed cells renews its dividing operation according to the loaded divisor signal.

[Para 126] As mentioned above, after the divisor is changed, each of the bypassed cells of the programmable frequency divider of the present invention stops its dividing operation and each of the cells which is not bypassed renews its dividing operation based on a loaded divisor signal after reset. Accordingly, after the divisor is changed, the frequency of the result signal Fout output from the programmable frequency divider is thereby guaranteed to be the result of the frequency of the source signal Fin divided with the divisor.

[Para 127] In other words, the method for changing divisors of the present invention has the following features: First, the programmable frequency divider of the present invention only needs to utilize simple flip-flops and logic gates to extend the division range instead of employing additional programmable prescaler. Second, in order to guarantee the correctness of the frequency of the output signal, the programmable frequency divider of the present invention resets the dividing cells when changing the divisor value, so that each cell renews operation according to the divisor signal loaded when reset. Third, the programmable frequency divider of the present invention is capable of generating the result signal with continuous pulses by both synchronously resetting each cell and synchronously reloading each cell with a corresponding divisor signal. Fourth, each of the dividing cells of the programmable frequency divider is modularized, so that the cost and complexity of the circuit implementation is thereby effectively reduced.

[Para 128] Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.